



Doc. version:	2.4
Total pages:	28
Date :	2006.01.11

Product Specification 2.36″ COLOR TFT-LCD MODULE

MODEL NAME: A024CN00 V1



< > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2004 AU Optronics All Rights Reserved, Do Not Copy.



2 of 2

Record of Revision

AUG/31/2004		First draft
OCT/15/2004	21	Revise Viewing angle Left min from 45 to 40 Viewing angle Right min from 45 to 40
	25	Notice for backlight design and assembly
NOV/09/2004	24	Change E. Packing form
	25	Fig2 outline dimension of TFT_LCD module(add FPC UL mark)
NOV/23/2004	25	Fig2 outline dimension of TFT_LCD module update
DEC/13/2004	8	Add VCAC adjusment range (F+ version IC)
	15	Add VCAC level setting (F+ version IC)
JAN/11/2006	25	Update outline dimension of TFT_LCD module(revise FPC UL mark)
	OCT/15/2004 NOV/09/2004 NOV/23/2004 DEC/13/2004	OCT/15/2004 21 25 NOV/09/2004 24 25 NOV/23/2004 25 DEC/13/2004 8 15



Version: 2.4 Page: 3 of 3

Contents:

A. Physical specification	P4
B. Electrical specifications	Р5
C. Optical specifications	P21
D. Reliability test items	P23
E. Packingform	P24



Page:

4 of 4

A. Physical specifications

NO.	ltem	Specification	Remark
1	Display resolution (dot)	480(W)×234(H)	
2	Active area (mm)	48.0 (W) × 35.685 (H)	
3	Screen size (inch)	2.36 (Diagonal)	
4	Dot pitch (mm)	0.10 (W) × 0.1525 (H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	52.9 (W) × 43.73 (H) × 1.54 (D)	Note 1
7	Weight (g)	TBD	
8	Panel surface treatment	AG, Hard coating	

Note 1: Refer to Fig. 1



Page: 5 of 5

B. Electrical specifications


1.Pin assignment (please note: the pin assignments are tentative, subject to change prior to

Pin no	o Symbol I/O Description				
1	DRV	VO	Power transistor gate signal for the boost converter		
2	FB	VI	Main boost regulator feedback input		
3	ADJ0	I	PLL adjustment Pin0		
4	ADJ1	I	PLL adjustment Pin1		
5	PVDD	Р	Power supply for PLL circuits (3.3v)		
6	NC	D	No connection		
7	PGND	Р	Ground pin for PLL circuits		
8	NC	D	No connection		
9	VA	I	Video R input signal		
10	VB	I	Video G input signal		
11	VC	I	Video B input signal		
12	SCL	I	Serial communication clock input		
13	SDA	I	Serial communication data input		
14	CSB	I	Serial communication chip select		
15	GRB	I	Global reset pin		
16	VSYNC	I	Vertical sync input. Negative polarity		
17	HSYNC	I	Horizontal sync input. Negative polarity		
18	DFRP	0	Digital Frame polarity output signal		
19	AGND	С	Ground pin for source driver		
20	NC	D	No connection		
21	VCI_OUT	С	Power supply for source driver		
22	VCC	Р	System power (3.3v)		
23	NC	D	No connection		
24	GND	Р	System ground		
25	C1+	С			
26	C1-	С			
27	C12+	С	Power setting capacitor connect pin		
28	C12-	С			
29	C8+	С			
30	C8-	С			

Version: 2.4 6 of 6 Page: Pin no 1/0 Description Remark Symbol С 31 V3 С 32 C31+ Power setting capacitor connect pin C31-С 33 34 APOL 0 Frame polarity output signal for panel VCOM 35 VCAC С APOL level supply 36 VGH С VGH turn on voltage 37 VGL С Power setting capacitor connect pin 38 VGoffL С VGL turn off voltage 39 VGoffH С VGL+VCOM I 40 VCOMR Adjust VCOM DC voltage

Illustration of I/O symbol

I: Input. O: Output. VI: voltage input. VO: voltage output. P: Power. C: Capacitor pin. D: Dummy. Note 1: Please refer to figure below for the definition of scanning direction.






Version: 2.4

Page:

7 of 7



3. Absolute maximum ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
	V _{cc}	GND=0	-0.5	5.	V	
Power voltage	AV_{DD}	AV _{SS} =0	-0.5	5.5	V	
Input signal voltage	VCOM		-2.9	5.2	V	
Operating temperature	Тора		0	70	°C	Ambient temperature
Storage temperature	Tstg		-25	80	°C	Ambient temperature

4. Electrical characteristics

a. <u>Typical operating conditions (GND=PGND=0V)</u>

ltem	Symbol	Min.	Тур.	Max.	Unit	Remark
	VCC	2.7	3.3	3.6	V	
	PVDD	2.7	3.3	3.6	V	
Power supply	VGH	11.5	14	15	V	Note1.
	VGL	-13,5	-12	-11.5	V	Note1.
	Vgoff_L	-13.5	-12	-11.5	V	Note1.
	Vgoff_H	-9.1	-6.4	-5.7	V	Note1.
	VCI_OUT	4.8	5	5.5	V	Note1.



Page:

2.4

8 of 8

Video	signal	1/: 0	0.0		5.0		
		ViA	0.2		5.0		
Amplitude (VR,VG,VB)		ViAC		3			AC Component
		ViDC		2.5			DC Component
		VI_high			4.8		Note 2.
Output	H Level	V _{OH}	Vcc-0.4				
Signal voltage	L Level	V _{OL}	GND		GND+0.4		
Input	H Level	V _{IH}	$0.7 V_{CC}$	-	V _{cc}	V	
Signal voltage	L Level	V _{IL}	GND	-	$0.3V_{CC}$	V	
Output	H Level	IOH		10		uA	
current	L Level	IOL		-10		uA	
Analog	stand by	lst			200	uA	DCLK is stopped
cur	rent						
VC	VCOM		4.4	5.6	5.8	Vp-р	AC component
			4.0	5.2	5.5	Vр-р	F+ version IC
		V _{CDC}		1.1		V	DC component

Note 1. These voltages (VGH,VGL,VgoffH,VgoffL,VCI_OUT) are related to input voltage VCC. Note 2. The R,G,B maximum input voltage can not higher than 4.8 volt.

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
	I _{CC}	V _{CC} =3.3V	-	2	2.5	MA	
	I _{DD}	AV _{DD} =3.3V	-	1.5	2.0	mA	

5. AC Timing

a. NTSC:

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Clock period time	tosc	94	103	114	ns	
Hsync period time	T _{Hs}	61.5	63.5	65.5	us	
Vsync pulse width	Twvs	1	-	260	Hs	
Vsync to Hsync timing	Tvshs	0			ns	Note1
Hsync to Vsync timing	Thsvs	0			ns	
Vsync to STV input time	Tvs	5	17	24	Hs	ref to Fig. 6
Horizontal lines per field		256	262.5	268	line	Note 2

b. PAL:

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Clock period time	tosc	94	103	114	ns	
Hsync period time	T _{Hs}	62	64	66	us	
Vsync pulse width	Twvs	1	-	260	Hs	
Vsync to Hsync timing	Tvshs	0			ns	Note1
Hsync to Vsync timing	Thsvs	0			ns	
Vsync to STV input time	Tvs	12	24	31	Hs	ref to Fig. 6

				Versior	า: 2.4
				Page	e: 9 of 9
Horizontal lines per field	306	312.5	318	line	Note 2

Note 1: Vsync and Hsync both support rising edge or falling edge timing Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.

c. Horizontal Timing:

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Hsync frequency	Fhs	-	15.7k	-	Hz	
Hsync pulse width time	Twhs	5	44	600	Tclk	
Hsync to DFRP change time	Thsdfrp	-	40	-	Tclk	
Hsync to APOL change time	Thsapol	-	40	-	Tclk	

Refer to Figure 3.

d. 3-wire serial communication AC timing

		-			
Parameter	Symbol	Min.	Тур.	Max.	Unit
Serial clock	Tsck	300	1		ns
SCL pulse duty	Tscw	40	50	60	%
CSB hold time	Tcst	120			ns
Serial data setup time	Tist	120			ns
Serial data hold time	Tiht	120			ns
Serial clock high/low	Tssw	120			ns
Chip select distinguish	Tcd	1			us
CSB to Vsync Time	Tcv	1			us

Refer to Figure 5.



Page:

10 of 10

2.4

6. The configuration of serial data at SDA terminal is at below

				ľ	MSB											LSE	3	
		D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	5	ddres		X						L DATA								
No.		D14			D11	D10	D9	D8	D7		1 D5	D4	D3	D2	D1	D0	Description	default
R0				X	Х	X	X X	X	X	X	<u>Д</u> Х	X X	X	02		0		verauit V
Rυ	0	0	0								^ X			-	0	-	Select relationship between the inputs	
				X X	X	X X	X X	0	1	1	VA, VB, VC and							
				X	X	X	X	X	X	X	X	X	X	1	0	0	outputs R, G, B.	
R1	0	0	1	X	X	X	X	X	X	X	X	X	0	0	0	0	Up to down	~
	0	U	1	X	X	X	X	X	X	X	X	X	0	0	0	1	Down to up	•
				X	X	X	X	X	X	X	X	X	0	0	0	0	Right to left	
				X	X	X	X	X	X	X	X	X	0	0	1	0	Left to right	V
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	In reset state	
				X	X	X	Х	X	X	X	X	X	0	1	0	0	Normal	\sim
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	In standby mode	
				Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	0	0	Normal	\checkmark
R2	0	1	0	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0		\vee
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1		
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	0		
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	0	Set horizontal position	
				Х	Х	Х	Х	Х	Х	Х	Х	0	1	0	0	0		
				Х	Х	Х	Х	Х	Х	Х	Х	1	0	0	0	0		
R3	0	1	1	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0		\vee
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	Cat vartical position	
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	0	Set vertical position	
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	0		
				Х	X	X	Х	X	Х	X	X	0	1	0	0	0		
				Х	Х	X	Х	X	X	X	Х	1	0	0	0	0		
R4	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	1	1	0	Adjust the VCOM AC	\checkmark
				X	Х	X	Х	Х	X	Х	X	X	0	0	0	1	level	
				X	X	X	X	X	X	X	X	X	0	0	1	0		
				X X	X X	X X	0	1	0	0	The ADOL palarity the							
														0		0	The APOL polarity, the same as DFRP.	~
				Х	Х	Х	Х	Х	Х	X	Х	Х	1	0	0	0	The APOL polarity will be inverted.	



Version:

2.4

Page: 11 of 11

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Description	default
	A	ddres	SS	Х					[DATA	4		_			-		
R5	1	0	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	Data format selected by D1.	
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	Data format auto selection.	V
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	NTSC	\sim
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1	0	PAL	
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	Normally display	\sim
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	1	0	0	16:9 wide display	
				Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	Hsync and Vsync input Positive polarity	~
				Х	Х	Х	Х	Х	Х	Х	Х	Х	1	0	0	0	Hsync and Vsync input Negative polarity	
R6	1	1	0	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	PWM control circuit is shut down.	\sim
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	1	PWM circuit is working.	
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	PLL is working.	\sim
				Х	Х	Х	Х	Х	Х	Х	Х	0	0	0	1	0	PLL is disabled.	
				Х	Х	Х	Х	Х	Х	Х	Х	1	0	0	0	0	PLL freq. Selection: NTSC default (594 clk/line)	V
				Х	Х	Х	Х	Х	Х	Х	Х	0	1	1	0	0	PAL default (616 clk/line)	

"X" => Don't care.

Register detail description

Register R0:

Control and switch the relationship between the inputs VA, VB, VC and outputs R, G, B. This function is used to match different types of color filters.

D2	D1	D0		Output (n:	=1 to 160)	
			R	G	В	
0	0	0	R	G	В	Odd Line
			G	В	R	Even Line
0	0	1	G	В	R	Odd Line
			В	R	G	Even Line
0	1	Х	В	R	G	Odd Line
			R	G	В	Even Line
1	0	0	R	G	В	Odd Line
			В	R	G	Even Line
1	0	1	G	В	R	Odd Line
			R	G	В	Even Line
1	1	Х	В	R	G	Odd Line
			G	В	R	Even Line

"X" => Regardless

Version: 2.4




Page: 12 of 12

Register R1:

Set the scan direction, reset, and standby mode.

Bit	Function
D0	Up/down scan direction. "1"=> Down to up.
	"0"=> Up to down (Default).
D1	Left/Right scan direction. "1"=> Left to right. (Default)
	"0"=>Right to left.
D2	Global reset pin, it should be connected to VCC in normal operation. IF connected to GND, the controller is in reset state, normally pulled high.
D3	Standby mode, active low. Normally pulled high.

Default scan direction is below:



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



NUO

Set the horizontal position adjustment timing.

D4	D2	D2	D1	DO	NO.	Unit
	D3			D0		Unit
0	0	0	0	0 1	Default +1	
0	0	0	0		+1	
				0		
0	0	0	1	1	+3	
0	0	1	0	0	+4	
0	0	1	0	1	+5	
0	0	1	1	0	+6	
0	0	1	1	1	+7	
0	1	0	0	0	+8	
0	1	0	0	1	+9	
0	1	0	1	0	+10	
0	1	0	1	1	+11	
0	1	1	0	0	+12	
0	1	1	0	1	+13	DCLK
0	1	1	1	0	+14	DOLIX
0	1	1	1	1	+15	
1	0	0	0	0	-16	
1	0	0	0	1	-15	
1	0	0	1	0	-14	
1	0	0	1	1	-13	
1	0	1	0	0	-12	
1	0	1	0	1	-11	
1	0	1	1	0	-10	
1	0	1	1	1	-9	
1	1	0	0	0	-8	
1	1	0	0	1	-7	
1	1	0	1	0	-6	
1	1	0	1	1	-5	
1	1	1	0	0	-4	
1	1	1	0	1	-3	
1	1	1	1	0	-2	
1	1	1	1	1	-1	

Version: 2.4

Page:

13 of 13

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page:

Version:

Register R3:

Set the vertical position adjustment timing.

D4	D3	D2	D1	D0	NO.	Unit
0	0	0	0	0	Default	
0	0	0	0	1	+1	
0	0	0	1	0	+2	
0	0	0	1	1	+3	
0	0	1	0	0	+4	
0	0	1	0	1	+5	
0	0	1	1	0	+6	
0	0	1	1	1	+7	
0	1	0	0	0	X X	
0	1	0	0	1		
0	1	0	1	0	Х	
0	1	0	1	1	Х	Н
0	1	1	0	0	Х	
0	1	1	0	1	Х	
0	1	1	1	0	Х	
0	1	1	1	1	X X	
1	0	0	0	0	Х	
1	0	0	0	1	Х	
1	0	0	1	0	Х	
1	0	0	1	1	Х	
1	0	1	0	0	-12	
1	0	1	0	1	-11	
1	0	1	1	0	-10	
1	0	1	1	1	-9	
1	1	0	0	0	-8	
1	1	0	0	1	-7	
1	1	0	1	0	-6	
1	1	0	1	1	-5	
1	1	1	0	0	-4]
1	1	1	0	1	-3	
1	1	1	1	0	-2	
1	1	1	1	1	-1	

NUO

2.4

14 of 14



Version: 2.4

Page: 15 of 15


Register R4:

D0~D2: Adjust the VCOM AC level.




		VCA	C level setting (Unit: \	/)
D2	D1	D0	Level	(F+ version IC)
0	0	0	4.4	4.0
0	0	1	4.6	4.2
0	1	0	4.8	4.4
0	1	1	5.0	4.6
1	0	0	5.2	4.8
1	0	1	5.4	5.0
1	1	0	5.6(Default)	5.2
1	1	1	5.8	5.5

D3: Set the polarity of APOL. If D3=0, then the polarity of APOL is the same as the polarity of DFRP. As below:



If D3=1, then the polarity of APOL is inverted. As below:



Control APOL are inverted or not, normally pulled low.
 '0'=>The APOL polarity, the same as DFRP, is negative at the first line.
 '1'=>The APOL polarity will be inverted.



Register R5:

In this register, the input format of NTSC/PAL is setting here. It would be set by AUTO-selection of external setting. Apart from this 4:3 mode to 16:9 mode is also setting be D2

bit. And the sync polarity could be set by positive and negative.

Bit	Function
	Data format auto selection pin, normally pulled high.
D0	'1'=>Data format is auto selection.
	'0'=>Data format is decided by D1.
	Data format selection pin, normally pulled low.
D1	'1'=>PAL.
	'0'=>NTSC.
	Wide display format selection pin, normally pulled low.
D2	'1'=>16:9 wide display.
	'0'=>Normally display.
	Horizontal and vertical sync edge selection, normally pulled low.
D3	'0'=>Horizontal and vertical sync input. Positive polarity.
	'1'=> Horizontal and vertical sync input. Negative polarity.

Register R6

In this register, PLL clock is generated by internal synchronize signal. And the PLL frequency can be set to adjust 4:3 circle ratio.

Bit	Function												
	Shut down pin for PWM control circuit, normally pulled low.												
D0	'0'=>PWM control circuit is shut down												
		Disable PLL pin, normally pulled low.											
D1		'1'=>PLL is disabled and CLK must be input externally.											
					ated by PLL.								
	PLL fre				ection. Note 3.								
	2 D4		D3		clk/line	freq.	Unit	Condition					
		0	0	0	610	9.607							
D2,D3,D4		0	0	1	612	9.639							
02,00,04		0	1	0	614	9.670		Hsync					
		0	1	1	616	9.702	MHz	frequency					
		1	0	0	594			15.75kHz					
					(default)	9.355							
		1	0	1	597	9.402							
		1	1	0	598	9.418							
		1	1	1	600	9.450							


Note 3. NTSC default setting is 594.

PAL default setting is 616.



7.16:9 Wide display

Since the input signal is 240 valid lines. In order to keep 16:9 format, 1/4 lines will be cancelled on the input signal. So the valid lines is 240x0.75=180, Apart from this method, we will also write the black data to TFT. And the black lines are 60 lines where occupied on the up site and bottom site separately.



From above figure, we know that when in black region, We turn on the 15 gate pulses once and then turn on the other 15 gate pulses once. In display region, we show 180 lines normally. Last the black region will be showed and the method is the same as the first 30 lines.



8. DC-DC Converter Circuit

A024CN00 contains one high-power step-up DC-DC converter, and backplane drive circuitry for active matrix TFT LCDs. The output voltage of the main boost converter can be set from VCC to 22V with external resistors. A024CN00 design also include a precision 0.6V reference voltage, fault detection, and logic shutdown.

a .Boost Converter

A024CN00 main boost converter uses a boost PWM architecture to produce a positive regulated voltage, please refer to the below figures to see the block diagram.





Fig 1 Dc-Dc converter block diagram


In the internal architecture of DC-DC converter. The feedback voltage(VFB) will connect to the triangle waveform comparator, and generates the output signal (CP0) which determines the duty cycle for (Fdc).






Page: 19 of 19

To reduce the noise affect, CP0 will be processed by De-bounce circuit. State-machine will generate the duty cycle by CP0 signal. In order to make sure that VFB can reach default VREF quickly, State-machine's is designed with discrete step by step function (please refer to Fig 3). If CP0 is low, the duty cycle will work from 0% to 83% with the maximum duty ratio to 83%.







Version: 2.4 20 of 20

Page:

C65 1uf C64 1uf vcc C83 470pf C82 47nf R62 10k 10 11 12 13 14 15 16 17 18 19 20 21 22 24 25 26 27 28 29 31 32 24 25 26 37 33 34 35 36 37 38 9 40 CON40 CON4 C67 1uf C68 1uf GND R67 10u _C81 100k C76 C71 ╢ 1u1 4.7uf R66 150k C77 C75 1uf C78

Version: 2.4

21 of 21




Page:

C. Optical specification (Note 1,Note 2, Note 3)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
	Rise	Tr	a a °	-	20	30	ms	
Response time	Fall	Tf	<i>θ</i> =0°	-	30	40	ms	Note 4, 6
Contrast ra	itio	CR	At optimized viewing angle	100	150	-		Note 5, 6
	Тор			10	-	-		
Viewing angle	Bottom		CR≧10	30	-	-	deg.	Note 6, 7
	Left		ort≟ io	40	-	-	uog.	11010 0, 7
	Right			40	-	-		
Transmission		YL	$\theta = 0^{\circ}$	-	7.3	-	%	Note 8

V-T Curve:



	L	iquid Crystal Voltage (V)
Transmission	Min.	Тур.	Max.
90%	1.5	1.8	2
50%	2.2	2.5	2.8
10%	2.9	3.25	3.5

Note 1. Ambient temperature =25 $^\circ\! \mathbb{C}$. Note 2. To be measured in the dark room.


Version: 2.4



Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= <u>Photo detector output when LCD is at "White" state</u>

Photo detector output when LCD is at "Black" state

Note 6. White Vi=V_{i50} $\overline{+}$ 1.5V Black Vi=V_{i50} \pm 2.0V


"±" Means that the analog input signal swings in phase with COM signal.

" \mp " Means that the analog input signal swings out of phase with COM signal.

 $V_{\text{i}50}$ The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle: Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened without APCF (Light enhancement film).



Page:

23 of 23

D. Reliability test i	tems:
-----------------------	-------


No.	Test items	Conditions		Remark
1	High temperature storage	Ta= 80°C 240Hrs		
2	Low temperature storage	Ta= -25℃ 240Hrs		
3	High temperature operation	Ta= 60 °C	240Hrs	
4	Low temperature operation	Ta= 0°C	240Hrs	
5	High temperature and high humidity	Ta= 60℃. 90% RH 240Hrs		Operation
6	Heat shock	-25℃~80℃/50 cycle @ 2hrs/cycle		Non-operation
7	Electrostatic discharge	±200V,200pF(0 Ω), once for each terminal		Non-operation
		Frequency range	: 10~55Hz	
8	Vibration	Stoke	: 1.5mm	JIS C7021, -A-10
		Sweep	: 10~55Hz~10Hz	condition A
		2 hours for each direction of X, Y, Z (6 hours for total)		-
		100G . 6ms, ±X,±Y,:	100G . 6ms, ±X,±Y,±Z	
9	Mechanical shock	3 times for each dire	3 times for each direction	
				condition C
		Random vibration:		
10	Vibration (with carton)	0.015G ² /Hz from 5~	0.015G ² /Hz from 5~200Hz	
		-6dB/Octave from 200~500Hz		
11	Dren (with conten) Height: 80cm			
	Drop (with carton)	1 corner, 3 edges, 6 surfaces		
12	The copper's strength for FPC	The strength is larger 0.7 kg/cm		IPC TM650
13	The film's strength for FPC	The strength is larger 0.35 kg/cm		IPC TM650
14	Flexibility for FPC	 curved radius: 2mm Pulling force: 250g 		
				<u>MIT folm</u> : Diagram of test
				set up for
				folding
				endurance

Note: Ta: Ambient temperature.



Version: 2.4 Page: 24 of 24

ä ISHION EPE SHION EP 붭 CUSHION EPE CUSHION 20 LAYERS 1 520mm*340mm*250mm lodule A024CN0 MAX. CAPACITY:300 Panels MAX. WEIGHT: 10±1 kg MEAS. 520mm*340mm*250 Texas Front i k and Dec



Notice for backlight design and assembly:

This panel does not have side panel coating. To prevent VCOM or other electronic short, please avoid metal (i.e. bezel) contact with LC injection sealant located at central portion of upper glass side.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

2.4

Page:

Version:




Fig .3 Horizontal Timing Diagram




Fig. 4 Input Video signal




Fig. 5 3-wire programming function Timing



	NTSC Odd frame
Vsync	
Hsync	
STV in	Tvs
	NTSC Even frame
Vsync	
Hsync	
STV in	Tvs
	PAL Odd frame
Vsync	
Hsync	
STV in	Tvs
	PAL Even frame
Vsync	
Hsync	
STV in	Tvs

Fig. 6 Vertical Timing Diagram